

APPARATUS AND METHOD OF DRIVING PLASMA DISPLAY PANEL

Technical Field

5 This invention relates to a plasma display panel, and more particularly to an apparatus and method for driving a plasma display panel that is adaptive for preventing a brightness spot miss-fire and a miss-writing as well as reducing a manufacturing cost.

10

Background Art

Generally, a plasma display panel (PDP) excites and radiates a phosphorus material using an ultraviolet ray 15 generated upon discharge of an inactive mixture gas such as He+Xe, Ne+Xe or He+Ne+Xe, to thereby display a picture. Such a PDP is easy to be made into a thin-film and large-dimension type. Moreover, the PDP provides a very improved picture quality owing to a recent technical development.

20

Referring to Fig. 1, a discharge cell of a conventional three-electrode, AC surface-discharge PDP includes a scan electrode 30Y and a sustain electrode 30Z

provided on an upper substrate 10, and an address electrode 20X provided on a lower substrate 18.

Each of the scan electrode 30Y and the sustain electrode 30Z includes transparent electrodes 12Y and 12Z, and metal bus electrodes 13Y and 13Z having smaller line widths than the transparent electrodes 12Y and 12Z and provided at one edge of the transparent electrodes 12Y and 12Z. The transparent electrodes 12Y and 12Z are usually formed from indium-tin-oxide (ITO) on the upper substrate 10. The metal bus electrodes 13Y and 13Z are usually formed from a metal such as chrome (Cr), etc. on the transparent electrodes 12Y and 12Z to thereby reduce a voltage drop caused by the transparent electrodes 12Y and 12Z having a high resistance.

On the upper substrate 10 provided, in parallel, with the scan electrode 30Y and the sustain electrode 30Z, an upper dielectric layer 14 and a protective film 16 are disposed. Wall charges generated upon plasma discharge are accumulated onto the upper dielectric layer 14. The protective film 16 prevents a damage of the upper dielectric layer 14 caused by a sputtering during the plasma discharge and improves the emission efficiency of secondary electrons. This protective film 16 is usually

made from magnesium oxide (MgO).

A lower dielectric layer 22 and barrier ribs 24 are formed on the lower substrate 18 provided with the address electrode 20X. The surfaces of the lower dielectric layer 22 and the barrier ribs 24 are coated with a phosphorous material layer 26. The address electrode 20X is formed in a direction crossing the scan electrode 30Y and the sustain electrode 30Z. The barrier rib 24 is formed in parallel to the address electrode 20X to thereby prevent an ultraviolet ray and a visible light generated by a discharge from being leaked to the adjacent discharge cells. The phosphorous material 26 is excited by an ultraviolet ray generated during the plasma discharge to generate any one of red, green and blue visible light rays. An inactive mixture gas for a gas discharge is injected into a discharge space defined between the upper and lower substrate 10 and 18 and the barrier rib 24.

Such a PDP makes a time-divisional driving of one frame, which is divided into various sub-fields having a different emission frequency, so as to realize gray levels of a picture. Each sub-field is again divided into an initialization period for initializing the entire field, an address period for selecting a scan line and selecting the

cell from the selected scan line and a sustain period for expressing gray levels depending on the discharge frequency. Herein, the initialization period is again divided into a set-up interval supplied with a rising ramp waveform and a 5 set-down interval supplied with a falling ramp waveform.

For instance, when it is intended to display a picture of 256 gray levels, a frame interval equal to 1/60 second (i.e. 16.67 msec) is divided into 8 sub-fields SF1 to SF8 10 as shown in Fig. 2. Each of the 8 sub-field SF1 to SF8 is divided into an initialization period, an address period and a sustain period as mentioned above. Herein, the initialization period and the address period of each sub-field are equal for each sub-field, whereas the sustain 15 period and the number of sustain pulses assigned thereto are increased at a ratio of 2^n (wherein n = 0, 1, 2, 3, 4, 5, 6 and 7) at each sub-field.

Fig. 3 shows a driving waveform of the PDP applied to 20 two sub-fields.

In Fig. 3, Y represents the scan electrode; Z does the sustain electrode; and X does the address electrode.

25 Referring to Fig. 3, the PDP is divided into an

initialization period for initializing the full field, an address period for selecting a cell, and a sustain period for sustaining a discharge of the selected cell for its driving.

5

In the initialization period, a rising ramp waveform Ramp-up is simultaneously applied to all the scan electrodes Y₁ to Y_n in a set-up interval. This rising ramp waveform Ramp-up causes a weak discharge within cells at 10 the full field to generate wall charges within the cells. The rising ramp waveform Ramp-up rises from a sustain voltage V_s until a sum voltage of a set-up voltage V_{setup} with the sustain voltage V_s.

15

In a set-down interval, after the rising ramp waveform Ramp-up was supplied, a falling ramp waveform Ramp-down falling from a positive voltage V_s lower than a peak voltage of the rising ramp waveform Ramp-up is simultaneously applied to the scan electrodes Y. The 20 falling ramp waveform Ramp-down causes a weak erasure discharge within the cells, to thereby erase spurious charges of wall charges and space charges generated by the set-up discharge and uniformly leave wall charges required for the address discharge within the cells of the full 25 field. In real, the falling ramp waveform Ramp-down falls

from the sustain voltage until a negative voltage -Vy such that desired wall charges can be left during the set-down interval.

5 In the address period, a negative scanning pulse is sequentially applied to the scan electrodes Y and, at the same time, a positive data pulse data is applied to the address electrodes X. A voltage difference between the scanning pulse scan and the data pulse data is added to a
10 wall voltage generated in the initialization period, to thereby generate an address discharge within the cells supplied with the data pulse data. Wall charges are formed within the cells selected by the address discharge.

15 Meanwhile, a positive direct current voltage having a sustain voltage level Vs is applied to the sustain electrodes Z during the set-down interval and the address period.

20 In the sustain period, a sustaining pulse sus is alternately applied to the scan electrodes Y and the sustain electrodes Z. Then, a wall voltage within the cell selected by the address discharge is added to the sustain pulse sus to thereby generate a sustain discharge taking a
25 surface-discharge type between the scan electrodes Y and

the sustain electrode Z whenever each sustain pulse sus is applied. Finally, after the sustain discharge was finished, an erasing ramp waveform erase having a small pulse width is applied to the sustain electrode Z to thereby erase wall
5 charges left within the cells.

In such a set-up interval of the conventional PDP, the scan electrode is supplied with a positive voltage while the sustain electrode Z is supplied with a negative voltage
10 (or ground voltage). Thus, in the set-up interval, negative wall charges are formed at the scan electrode Y while positive wall charges are formed at the sustain electrode Z as shown in Fig. 4. In the set-down interval, a falling ramp waveform Ramp-down falling from a positive voltage
15 lower than a peak voltage of the rising ramp waveform Ramp-up is supplied. Thus, spurious wall charges formed excessively and non-uniformly are erased to reduce wall charges within the cell into a certain amount.

20 Subsequently, in the address period, the scan electrode Y is supplied with a negative voltage while the sustain electrode Z is supplied with a positive voltage. At this time, a voltage value (negative value) of wall charges formed in the set-down interval is summed with a negative
25 voltage value applied to the scan electrode Y to thereby

generate an address discharge.

The conventional PDP driven in this manner generates a stable address discharge only when desired wall charges are 5 formed in the initialization period. However, since the prior art may not produce desired wall charges in the initialization period depending upon a characteristic of the panel, it generates a brightness miss-fire or a miss-writing phenomenon.

10

More specifically, when wall charges are normally formed in the initialization period, negative wall charges are formed at the scan electrode Y while positive wall charges are formed at the scan electrode Z as shown in Fig. 15 4. However, a portion of discharge cells forms positive all charges at the scan electrode Y during the set-down interval as shown in Fig. 5 due to a problem such as a panel characteristic, etc. In other words, during the set-down interval, the falling ramp waveform Ramp-down falls 20 until a negative voltage -Vy. At this time, positive wall charges are formed at the scan electrode Y of the portion of discharge cells. If positive wall charges are formed at the scan electrode Y as mentioned above, then a brightness spot miss-fire or a miss-writing phenomenon occurs to cause 25 a deterioration of picture quality in the PDP.

Disclosure of Invention

Accordingly, it is an object of the present invention
5 to provide an apparatus and method for driving a plasma
display panel that is adaptive for preventing a brightness
spot miss-fire and a miss-writing as well as reducing a
manufacturing cost.

10 In order to achieve these and other objects of the
invention, a driving apparatus for a plasma display panel
according to one aspect of the present invention includes a
set-up supplier for supplying a rising ramp waveform to
scan electrodes in an initialization period and for
15 supplying a positive enhancing pulse to the scan electrodes
during an enhancing period following said initialization
period; and a negative voltage supplier for supplying a
falling ramp waveform to the scan electrodes in the
initialization period and for supplying a negative
20 enhancing pulse to the scan electrodes during the enhancing
period.

In the driving apparatus, the negative voltage
supplier includes only a single of switching device.

The negative voltage supplier includes a switching device provided between one terminal of a drive integrated circuit and a scan voltage source; and a variable resistor connected to a gate terminal of the switching device to
5 limit a channel width of the switching device.

Said negative enhancing pulse falls until a voltage higher than a voltage value of said falling ramp waveform.

10 The switching device keeps a turn-on state from a period at which said negative enhancing pulse is supplied until an address period.

In a method of driving a plasma display panel, in
15 which one frame has a plurality of sub-fields, according to another aspect of the present invention, any at least one of sub-fields included in said frame is comprised of an initialization period for forming wall charges at all of discharge cells; a first enhancing period for supplying a
20 positive enhancing pulse to a scan electrode such that desired wall charges can be formed at all the discharge cells; a second enhancing period for supplying a negative enhancing pulse after said positive enhancing pulse was supplied; an address period for causing an address
25 discharge so as to select said discharge cell; and a

sustain period for causing a predetermined frequency of sustain discharge according to a gray level value at the discharge cells at which said address discharge occurs.

5 In the method, said initialization period is divided into a set-up interval and a set-down interval, and a rising ramp waveform rising at a slope from a sustain voltage until a sum voltage of said sustain voltage with a set-up voltage is supplied in the set-up period while a
10 falling ramp waveform falling at a slope from said sustain voltage until a negative voltage in the set-down period.

Herein, said negative enhancing pulse falls until a voltage higher than said negative voltage at a slope.

15 As described above, according to the present invention, a positive enhancing pulse is supplied after the reset period to prevent an inversion phenomenon of wall charges. Furthermore, a negative enhancing pulse is supplied after
20 the positive enhancing pulse, thereby reducing the number of switches included in the scan electrode driver and thus reducing the manufacturing cost.

Brief Description of Drawings

25

These and other objects of the invention will be apparent from the following detailed description of the

embodiments of the present invention with reference to the accompanying drawings, in which:

Fig. 1 is a perspective view showing a discharge cell structure of a conventional three-electrode, AC surface-discharge plasma display panel;

Fig. 2 illustrates sub-fields included in one frame of the conventional plasma display panel;

Fig. 3 is a waveform diagram of driving signals supplied to the electrodes during the sub-fields shown in Fig. 2;

Fig. 4 illustrates wall charges formed at the electrodes during the initialization period shown in Fig. 2;

Fig. 5 illustrates wall charges formed at a portion of discharge cells during the initialization period shown in Fig. 2;

Fig. 6 is a waveform diagram for explaining a method of driving a plasma display panel according to a first embodiment of the present invention;

Fig. 7 is a circuit diagram of the scan electrode driver according to the first embodiment of the present invention;

Fig. 8 is a waveform diagram for explaining a method of driving a plasma display panel according to a second embodiment of the present invention; and

Fig. 9 is a circuit diagram of the scan electrode driver according to the second embodiment of the present invention.

5 **Best Mode for Carrying out the Invention**

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

10

Hereinafter, the preferred embodiments of the present invention will be described in detail with reference to Figs. 6 to 9.

15 Fig. 6 is a waveform diagram for explaining a method of driving a plasma display panel according to a first embodiment of the present invention.

Referring to Fig. 6, the PDP according to the first
20 embodiment of the present invention is divided into an initialization period for initializing the full field, an enhancing period for preventing an inversion of wall charges, an address period for selecting a cell, and a sustain period for sustaining a discharge of the selected
25 cell for its driving.

In the initialization period, a rising ramp waveform Ramp-up is simultaneously applied to all the scan electrodes Y₁ to Y_n in a set-up interval. This rising ramp waveform Ramp-up causes a weak discharge within cells at the full field to generate wall charges within the cells. The rising ramp waveform Ramp-up rises from a sustain voltage V_s until a sum voltage of a set-up voltage V_{setup} with the sustain voltage V_s.

10

In a set-down interval, after the rising ramp waveform Ramp-up was supplied, a falling ramp waveform Ramp-down falling from a positive voltage V_s lower than a peak voltage of the rising ramp waveform Ramp-up is simultaneously applied to the scan electrodes Y. The falling ramp waveform Ramp-down causes a weak erasure discharge within the cells, to thereby erase spurious charges of wall charges and space charges generated by the set-up discharge and uniformly leave wall charges required for the address discharge within the cells of the full field. In real, the falling ramp waveform Ramp-down falls from the sustain voltage until a negative voltage -V_y such that desired wall charges can be left during the set-down interval.

25

In the enhancing period, a positive enhancing pulse Ramp-p rising from a ground voltage GND until a set-up voltage Vsetup is supplied. The enhancing pulse Ramp-p causes a fine discharge such that desired wall charges can 5 be formed at the discharge cells. More specifically, negative wall charges are formed at the scan electrodes Y included in a majority of discharge cells while positive wall charges are formed at the sustain electrode Z during the set-down period. However, positive wall charges are 10 formed at the scan electrodes Y included in a portion of discharge cells as shown in Fig. 5. Thus, the enhancing pulse Ramp-p is applied during the enhancing period to thereby form negative wall charges at all the scan electrodes Y. In other words, the scan electrodes Y at 15 which positive wall charges have been formed during the set-down period also pass through the enhancing period to thereby form negative wall charges.

In the address period, a negative scanning pulse is 20 sequentially applied to the scan electrodes Y and, at the same time, a positive data pulse data is applied to the address electrodes X. A voltage difference between the scanning pulse scan and the data pulse data is added to a wall voltage generated in the initialization period, to 25 thereby generate an address discharge within the cells

supplied with the data pulse data. Wall charges are formed within the cells selected by the address discharge. Meanwhile, the first embodiment of the present invention forms negative wall charges at the scan electrodes Y 5 provided at all the discharge cells during the enhancing period, so that it can generates a stable address discharge. Accordingly, it becomes possible to prevent a miss-writing and/or a brightness spot miss-fire phenomenon.

10 Meanwhile, a positive direct current voltage having a sustain voltage level V_s is applied to the sustain electrodes Z during the set-down interval and the address period. Further, a ground voltage GND is applied to the sustain electrodes Z during the enhancing period. As the 15 ground voltage GND is supplied to the sustain electrodes Z, a stable enhancing discharge can be generated.

In the sustain period, a sustaining pulse sus is alternately applied to the scan electrodes Y and the 20 sustain electrodes Z. Then, a wall voltage within the cell selected by the address discharge is added to the sustain pulse sus to thereby generate a sustain discharge taking a surface-discharge type between the scan electrodes Y and the sustain electrode Z whenever each sustain pulse sus is 25 applied. Finally, after the sustain discharge was finished,

an erasing ramp waveform erase having a small pulse width is applied to the sustain electrode Z to thereby erase wall charges left within the cells.

5 Fig. 7 schematically shows the scan electrode driver according to the first embodiment of the present invention.

Referring to Fig. 7, the scan electrode driver includes an energy recovery circuit 41, a fourth switch Q4 10 connected between the energy recovery circuit 41 and a drive integrated circuit (IC) 42, a negative voltage supplier 43 and a scan reference voltage supplier 44 connected between the fourth switch Q4 and the drive IC 42, and a set-up supplier 45 connected among the fourth switch 15 Q4, the negative voltage supplier 43 and the scan reference voltage supplier 44.

The drive IC 42 is connected in a push-pull type, and includes tenth and eleventh switches Q10 and Q11 for 20 receiving voltage signals from the energy recovery circuit 41, the negative voltage supplier 43, the set-up supplier 45 and the scan reference voltage supplier 44. An output line between the tenth and eleventh switches Q10 and Q11 is connected to any one of the scan electrode lines Y.

The energy recovery circuit 41 includes an external capacitor C_{exY} for charging energy recovered from the scan electrode lines Y, switches Q14 and Q15 connected, in parallel, to the external capacitor C_{exY}, an inductor L_y 5 connected between a first node n₁ and a second node n₂, a first switch Q1 connected between a sustain voltage source V_s and the second node n₂, and a second switch Q2 connected between the second node n₂ and a ground voltage terminal GND.

10

An operation of the energy recovery circuit 41 will be described below.

Firstly, it is assumed that a V_s/2 voltage has been charged in the external capacitor C_{exY}. If a fourteenth switch Q14 is turned on, then the voltage charged in the external capacitor C_{exY} is supplied, via the fourteenth switch Q14, a first diode D1, the inductor L_y and the fourth switch Q4, to the drive IC 42, and is supplied, via 15 an internal diode (not shown) of the drive IC 42, to the scan electrode line Y. At this time, since the inductor L_y configures a serial LC resonance circuit along with a capacitor C equivalently formed at the discharge cell, a 20 voltage of about V_s is supplied to the scan electrode lines 25 Y.

Thereafter, the first switch Q1 is turned on. As the first switch Q1 is turned on, the sustain voltage Vs is supplied, via the first switch Q1 and the drive IC 42, to 5 the scan electrode lines Y. After a desired time, the first switch Q1 is turned off while a fifteenth switch Q15 is turned on. At this time, energy charged in the capacitor C of the discharge cell is applied, via the drive IC 42, the fourth switch Q4, the second diode D2 and the fifth switch 10 Q15, to the external capacitor CexY. In other words, energy is recovered from the PDP into the external capacitor CexY. Then, if the fifteenth switch Q15 is turned off and the second switch Q2 is turned on, a voltage at the scan electrode line Y maintains a ground voltage GND. The energy 15 recovery circuit 41 recovers an energy from the PDP and then again supplies the recovered energy to the PDP, thereby reducing an excessive power consumption during a discharge in the set-up interval and the sustain period.

20 The set-up supplier 45 includes a fourth diode D4 and a third switch Q3 connected between a set-up voltage source Vsetup and a third node n3. The fourth diode D4 shuts off a backward current flowing from the third node n3 into the set-up voltage source Vsetup. The set-up supplier 45 25 further includes a capacitor (not shown) for adding a Vs

voltage supplied from the energy recovery circuit 41 to a Vsetup voltage. Also, a first variable resistor R1 is connected to the previous stage of the third switch Q3. The first variable resistor R1 limits a channel width of the 5 third switch Q3 in such a manner to open it slowly, thereby applying a rising ramp waveform Ramp-up having a predetermined slope.

During the set-up interval, a Vs voltage is supplied 10 from the energy recovery circuit 41 to the scan electrode lines Y. At this time, the scan electrode lines Y suddenly rise into the Vs voltage. Then, the third switch Q3 is switched in response to a control signal setup from a timing controller (not shown) to thereby apply a rising 15 ramp waveform Ramp-up having a predetermined slope to the third node n3 (or the scan electrode lines Y). In real, during the set-up interval, a rising ramp waveform Ramp-up having a summed voltage value Vs+Vsetup at the capacitor (not shown) is supplied to the third node n3.

Further, the set-up supplier 45 supplies an enhancing pulse Ramp-p (having the same slope as the rising ramp waveform), via the third node n3, to the drive IC 42 during the enhancing period. Herein, the enhancing pulse Ramp-p 25 rises until the Vsetup voltage. The enhancing pulse Ramp-p

supplied to the third node n3 is applied, via the drive IC 42, to the scan electrodes Y. At this time, an enhancing discharge is generated at the discharge cells. Thus, negative wall charges are formed at the scan electrode Y.

5

The scan reference voltage supplier 44 includes an eighth switch Q8 connected between a scan reference voltage source Vsc and the fourth node n4. The eighth switch Q8 supplies a scan reference voltage Vsc to the fourth node n4
10 during the address period.

The negative voltage supplier 43 includes a fifth switch Q5 and a sixth switch Q6 connected, in parallel, between the third node n3 and the scan voltage source -Vy.
15 The fifth switch Q5 applies a falling ramp waveform Ramp-down to the third node n3 during the set-down period. To this end, a second variable resistor R2 is connected to the gate terminal of the fifth switch Q5. The second variable resistor R2 limits a channel width of the fifth switch Q5
20 in such a manner to open it slowly, thereby supplying a falling ramp waveform Ramp-down having a predetermined slope. The sixth switch Q6 applies a scanning pulse scan to the third node n3 during the address period.

25 In this case, the fifth and sixth switches Q5 and Q6

included in the negative voltage supplier 43 supply the same voltage, that is, a scan voltage -Vy to the third node n3. Herein, since the fifth switch Q5 is used in the set-down interval while the sixth switch Q6 is used in the 5 address period, the negative voltage supplier 43 in the first embodiment of the present invention includes two switches Q5 and Q6 to thereby cause a problem in that a manufacturing cost rises.

10 In order to overcome this problem, there are suggested a driving method and a scan electrode driver according to a second embodiment of the present invention as shown in Fig. 8 and Fig. 9. For the sake of explaining Fig. 8 and Fig. 9, waveforms (or elements) having the same function as Fig. 6 15 and Fig. 9 will be assigned to the same reference numerals and thus a detailed explanation as to them will be omitted.

Fig. 8 is a waveform diagram for explaining a method of driving a plasma display panel according to a second 20 embodiment of the present invention.

Referring to Fig. 8, the PDP according to the second embodiment of the present invention is divided into an initialization period for initializing the full field, an 25 enhancing period for preventing an inversion of wall

charges, an address period for selecting a cell, and a sustain period for sustaining a discharge of the selected cell for its driving.

- 5 In the initialization period, a rising ramp waveform Ramp-up is simultaneously applied to all the scan electrodes Y₁ to Y_n in a set-up interval. This rising ramp waveform Ramp-up causes a weak discharge within cells at the full field to generate wall charges within the cells.
- 10 The rising ramp waveform Ramp-up rises from a sustain voltage V_s until a sum voltage of a set-up voltage V_{setup} with the sustain voltage V_s.

- In a set-down interval, after the rising ramp waveform Ramp-up was supplied, a falling ramp waveform Ramp-down is applied to all the scan electrodes Y. This falling ramp waveform Ramp-down causes a fine discharge within the cells to uniformly leave wall charges within the cells. The falling ramp waveform Ramp-down falls from the sustain voltage V_s until a negative scan voltage -V_y.

- In the enhancing period, a positive enhancing pulse Ramp-p rising from a ground voltage GND until a set-up voltage V_{setup} is supplied. The enhancing pulse Ramp-p causes a fine discharge such that desired wall charges can

be formed at the discharge cells. Thereafter, a negative enhancing pulse Ramp-d falling from the ground voltage GND until a voltage $-V_y + \Delta$ is supplied in the enhancing period. The negative enhancing pulse Ramp-d falls until a voltage
5 higher than a voltage value of the scan voltage source $-V_y$ such that wall charges generated by the positive enhancing pulse Ramp-p are not erased. Herein, the negative enhancing pulse Ramp-d is supplied, so that a voltage value of the scan electrode line Y can be fallen until a voltage value
10 similar to the voltage value of the scan voltage source $-V_y$ prior to the address period.

In the address period, a negative scanning pulse is sequentially applied to the scan electrodes Y and, at the
15 same time, a positive data pulse data is applied to the address electrodes X to thereby select the discharge cell.

Meanwhile, a positive direct current voltage having a sustain voltage level V_s is applied to the sustain electrodes Z during the set-down interval and the address period.
20

In the sustain period, a sustaining pulse s_{us} is alternately applied to the scan electrodes Y and the
25 sustain electrodes Z, thereby generating a sustain

discharge at the discharge cells selected in the address period. Finally, after the sustain discharge was finished, an erasing ramp waveform erase having a small pulse width is applied to the sustain electrode Z to thereby erase wall
5 charges left within the cells.

Fig. 9 schematically shows the scan electrode driver according to the second embodiment of the present invention.

10 Referring to Fig. 9, the scan electrode driver includes an energy recovery circuit 41, a fourth switch Q4 connected between the energy recovery circuit 41 and a drive integrated circuit (IC) 42, a negative voltage supplier 50 and a scan reference voltage supplier 44
15 connected between the fourth switch Q4 and the drive IC 42, and a set-up supplier 45 connected among the fourth switch Q4, the negative voltage supplier 50 and the scan reference voltage supplier 44.

20 The drive IC 42 is connected in a push-pull type, and selectively supplies a voltage applied thereto to the scan electrodes Z. In other words, the drive IC 42 selectively supplies any one of voltages applied to tenth and eleventh switches Q10 and Q11 to the scan electrodes Y. To this end,
25 a ninth switch Q9 is provided in parallel to the drive IC

42. The ninth switch Q9 electrically disconnects both terminals of the drive IC 42 from each other selectively.

The energy recovery circuit 41 applies a sustaining pulse sus with a sustain voltage value to the drive IC 42 during the sustain period. Further, the energy recovery circuit 41 supplies a Vs voltage to a third node n3 during the set-up period.

10 The set-up supplier 45 applies a rising ramp waveform Ramp-up having a predetermined slope and a voltage value Vs+Vsetup to the drive IC 42 during the set-up interval. Further, the set-up supplier 45 applies a positive enhancing pulse Ramp-p having the same slope as the rising 15 ramp waveform Ramp-up to the drive IC 42 during the enhancing period. Herein, the enhancing pulse Ramp-p raises a voltage value Vsetup.

The scan reference voltage supplier 44 includes an 20 eighth switch Q8 connected between a scan reference voltage source Vsc and the fourth node n4. The eighth switch Q8 supplies a scan reference voltage Vsc to the fourth node n4 (or the tenth switch Q10) during the address period. Herein, the ninth switch Q9 keeps a turn-off state during the 25 address period.

The negative voltage supplier 50 includes a single of switch, that is, a sixth switch Q6 between the third node n3 and the scan voltage source -Vy. A second variable 5 resistor R2 for limiting a channel width of the sixth switch Q5 such that a scan voltage -Vy supplied to the third node n3 can be fallen at a predetermined slope is connected to the gate terminal of the sixth switch Q6. During the set-down period, the sixth switch Q6 is turned 10 on to thereby apply a falling ramp waveform Ramp-down to the third node n3. The falling ramp waveform Ramp-down supplied to the third node n3 is applied to the scan electrodes Y by the drive IC 42.

15 Further, the negative voltage supplier 50 applies a negative enhancing pulse Ramp-d to the third node n3 during the enhancing period. More specifically, after a positive enhancing pulse Ramp-p was supplied to the scan electrodes Y, the sixth switch Q6 is turned on. As the sixth switch Q6 20 is turned on, the third node n3 slowly falls from the ground voltage GND at a predetermined slope. At this time, the drive IC 42 supplies a voltage applied to the third node n3 to the scan electrodes Y. In other words, a negative enhancing pulse Ramp-d is applied to the scan 25 electrodes Y. Herein, the eleventh switch Q11 of the drive

IC 42 is turned off before a voltage value at the third node n3 falls into -Vy. Thus, the negative enhancing pulse Ramp-d supplied to the scan electrodes Y does not fall into a voltage -Vy.

5

Meanwhile, after the negative enhancing pulse was supplied, the sixth switch Q6 keeps a turn-on state during the address period. Thus, a voltage value at the third node n3 has a scan voltage value -Vy. During the address period, 10 the drive IC 42 supplies any one of voltages applied to the third and fourth nodes n3 and n4 to the scan electrodes Y. In other words, a voltage applied to the third node n3 is supplied to the scan electrode Y when a scanning pulse is applied to the scan electrode Y, whereas a voltage applied 15 to the fourth node n4 is supplied to the scan electrode Y.

In the second embodiment of the present invention, a voltage value supplied one terminal of the drive IC 42 prior to the address period is fallen into a voltage 20 similar to the scan voltage -Vy, so that a single of switch Q6 only is included in the negative voltage supplier 50. Accordingly, the second embodiment of the present invention can reduce a manufacturing cost.

25

Although the present invention has been explained by

the embodiments shown in the drawings described above, it should be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather that various changes or modifications thereof 5 are possible without departing from the spirit of the invention. Accordingly, the scope of the invention shall be determined only by the appended claims and their equivalents.